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Configurable Architectures for Multi-Mode Floating
Point Adders
Manish Kumar Jaiswal, B. Sharat Chandra Varma, Hayden K.-H. So, M. Balakrishnan, Kolin Paul, and Ray C. C.
Cheung
Abstract—This paper presents two architectures for floating
point (FP) adders, which operates in multi-mode configuration
with multi-precision support. First architecture (named QPdDP)
works in dual-mode which can operates either for quadruple
precision or two-parallel double precision. The second archi-
tecture (named QPdDPqSP) works in tri-mode which is able to
compute either of a quadruple precision, two-parallel double
precision and four-parallel single precision computations. The
architectures are based on the standard state-of-the-art flow
for FP adder which supports the computation of normal and
sub-normal operands, along with the support for the exceptional
case handling. The key components in the architecture, such as
comparator, swap, dynamic shifters, leading-one-detector (LOD),
mantissa adders/subtractors, and rounding circuit, are re-designed
and optimized for multi-mode computation, to enable efficient
resource sharing for multi-precision operands. The data-path in
each multi-mode architecture is tuned for multi-precision support
with minimal multiplexing circuitry overhead. These proposed
architectures provide multi-precision SIMD support for lower
precision operands, along with high precision computational sup-
port, and thus, have a better resource utilization. A fully pipelined
version of both adder architectures are presented. The proposed
adder architectures are synthesized using UMC 90 nm technology
ASIC implementation. The proposed architectures are compared
with the best available literature works, and have shown better
design metrics in terms of area, delay and , along
with more computational support.
Index Terms—ASIC, configurable architecture, digital arith-
metic, floating point addition, multi-mode multi-precision arith-
metic, SIMD.
I. INTRODUCTION
T HE FLOATING point (FP) number system [1], due to itswide dynamic range, is a common choice for a large set
of scientific, engineering and numerical processing computa-
tions. Generally, the performance of these computations greatly
depends on the underlying floating point arithmetic processing
unit. Several contemporary general purpose processors provide
SIMD support for parallel floating point arithmetic computa-
tion. This is achieved by using multiple units of single precision
and double precision arithmetic hardware.
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To provide much higher floating point computational sup-
port, several custom high performance computing machines
from major semiconductor companies like Intel, IBM, ARM,
and Nvidia, provide huge multi-core computing systems. Each
core in these generally contains a larger vector floating point
unit (VFU). The VFU units in these computing system cores
contain separate vector processing arrays of single precision
and double precision computational units. Like the Syner-
gistic Processing Element (SPE), in Cell-BE processor [2]
from IBM, contains a vector array of 4 single precision and
an array of 2 double precision. The ARM VFU coprocessor
(VFU9-S) [3] provides a vector array of 16 single precision FP
units and 8 double precision vector array. Like wise, the Intel
has developed a 60 core Xeon computing machine,
in which each core contains an array of 16 single precision
units and an array of 8 double precision units. Similarly, the
Nvidia's next generation architecture:
GK110 [4] contains 15 Streaming Multiprocessor (SMX), in
which each SMX contains 192 single precision core and 64
double precision core. Generally, these processing systems
contain separate units/arrays for single precision and double
precision computations. However, if an unified dynamically
configurable computational unit can support a double precision
with dual/two-parallel single precision (DPdSP) arithmetic, or
quadruple precision with dual/two-parallel double precision
(QPdDP) arithmetic, it can save a large silicon area in the above
computing machines.
Furthermore, the availability for double precision arithmetic
computation is not enough and the demand for high precision
arithmetic is increasing in many application areas [5], [6].
In this view, this paper is aimed towards the configurable
multi-mode multi-precision floating arithmetic architecture
design, currently aiming towards the addition/subtraction arith-
metic, with high precision support.
Some literature have focused on the standard cell based
ASIC architectures for configurable dual-mode multi-precision
floating point arithmetic, included with quadruple precision
support [7]–[17]. Many of these works [7]–[11] are dedi-
cated to the dual-mode multiplier design, and [12] proposed
a dual-mode FMA architecture. Isseven et al. [14] proposed
a dual-mode division architecture. Some literature [15]–[17]
have proposed dual-mode architectures for adder. These works
have tried to improve the resource utilization for the hardware
with multi-precision computational support. However, the
overhead of extra hardware, and unoptimized data-path and
resource sharing lead to large overhead of area and delay met-
rics. Furthermore, they have limited support only for normal
operands. The dual-mode adder architectures of [15], [16]
used a large number of multiplexers (to support dual mode) at
various level of architecture, and have less tuned data path for
1549-8328 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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dual mode operation. Further the extra use of resources (like
more adders/subtractors for exponent and mantissa, relatively
larger dual shifters, extra mantissa normalizing shifters for
dual mode support) made their area and delay overhead larger.
Some recent literature by [18], [19] have also worked on the
dual-mode DPdSP addition and division architectures.
This work is built on top of the work proposed by Jaiswal et
al. [18] for dual-mode DPdSP adder architecture. This paper is
extending the idea of dual-mode DPdSP adder architecture to
the dual-mode QPdDP (quadruple precision with dual/two-par-
allel double precision) adder architecture. Furthermore, this
paper also proposes a new tri-mode QPdDPqSP (quadruple
precision with dual/two-parallel with quad/four-parallel single
precision) adder architecture. The tri-mode adder architecture
is a fresh proposal. The computational components of the
floating point adder arithmetic are constructed for the on-the-fly
or configurable multi-mode multi-precision support. The
data-path is tuned for better resource sharing and to minimize
the multiplexing circuitry. All the proposed architectures are
provided with the full supports for normal as well as sub-normal
operands computation, exceptional case handling, and with
round-to-nearest rounding method. Other rounding methods
can also be easily included. Both architectures are designed
with 4-stage pipeline and synthesized for a 90 nm standard cell
based ASIC implementation. The proposed architectures are
compared with the best optimized implementations available
in the literature. The main contributions of this work can be
summarized as follows:
• A dual-mode QPdDP adder architecture is proposed which
can process either a Quadruple Precision or dual (two par-
allel) Double Precision addition/subtraction. An architec-
ture for tri-mode QPdDPqSP adder is also proposed, which
can process either a Quadruple Precision or dual (two par-
allel) Double Precision or quad (four parallel) Single Pre-
cision additions/subtractions.
• Both proposed architectures provide high precision com-
putational support as well as SIMD support for the lower
precision computations.
• The architectural sub-components and data-path are con-
structed for the configurable multi-mode operation, which
enables efficient resource utilization with multi-precision
support.
• The proposed dual-mode QPdDP architecture has smaller
metric in comparison with the best available
literature. Moreover, the proposal on tri-mode QPdDPqSP
architecture also shows a promising design metrics, and
stand as a fresh contribution on tri-mode adder architec-
ture.
This manuscript is organized as follows. Section II briefly
discusses the basic algorithmic flow of the floating point adder
arithmetic, which is used in current context for multi-mode pro-
cessing. Section III describes the proposed dual-mode QPdDP
adder architecture and Section IV discusses the proposed tri-
mode QPdDPqSP adder architecture. The detail implementation
results and related comparisons with previous literature work
are presented in the Section V. Finally, the manuscript is con-
cluded in Section VI.
II. BACKGROUND
The present work on the multi-mode floating point adder ar-
chitecture follows the basic single-path algorithm for this com-
putation. A floating point arithmetic computation involves com-
puting separately the sign, exponent and mantissa part of the
operands, and later combine them after rounding and normal-
ization [1]. The standard format for floating point numbers are
as follows:
A basic state-of-the-art computational flow of the floating
point adder is shown in the Algorithm 1. Here, steps 6–7 and
step-22 require for sub-normal processing. Sub-normals repre-
sents the numbers whose magnitude fall beyond the minimum
normal format value. The sub-normal representation helps in
preserving the underflown result of a computation, which can
not be represented by a valid normal number. The unification of
these normal and sub-normal number in floating point represen-
tation, generally, makes the floating point computation a tough
task. In present work of multi-mode multi-precision architec-
tures, each steps of the flow are constructed for the support of the
multi-mode operation with resource sharing and tuned data-path
with minimum multiplexing circuitry.
Algorithm 1 FP Adder Computational Flow [1]
1: Input Operands;
2: Data Extraction & Exceptional Check-up:
3: {S1(Sign1), E1(Exponent1), M1(Mantissa1)}
4: {S2, E2, M2}
5: Check for INFINITY, NAN
6: Check for SUB-NORMALs
7: Update Exponents & Mantissa's MSB for
SUB-NORMALs
8: COMPARE, SWAP & Dynamic Right SHIFT:
9:
10: Large_E,M ? E1,M1: E2,M2
11: Small_E,M ? E2,M2: E1,M1
12: Right_Shift Large_E - Small_E
13: Small_M Small_M Right_Shift
14: Mantissa Computation:
15:
16: if then
17: Add_M Large_M+Small_M
18: else
19: Add_M Large_M-Small_M
20: Leading-One-Detection & Dynamic Left
SHIFT:
21: Left_Shift LOD(Add_M)
22: Left_Shift Adjustment for SUB-NORMAL or
Underflow
23: Add_M Add_M Left_Shift
24: Normalization & Rounding:
25: Mantissa Normalization & Compute Rounding
ULP based on Guard, Round & Sticky Bit
26: Add_M Add_M+ULP
27: Large_E Large_E+Add_M[MSB]-Left_Shift
28: Finalizing Output:
29: Update Exponent & Mantissa for
Exceptional Cases
30: Determine Final Output
III. CONFIGURABLE QUADRUPLE PRECISION/DUAL
(TWO-PARALLEL) DOUBLE PRECISION (QPDDP) ADDER
ARCHITECTURE
The architecture for proposed QPdDP adder is presented here
to provide the higher precision requirements of the applications,
with dual-mode support. The computational flow of the QPdDP
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Fig. 1. QPdDP adder architecture.
Fig. 2. QPdDP adder: Input/output register format.
adder architecture is based on the Algorithm 1 and the archi-
tecture is shown in Fig. 1. The input/output register for this ar-
chitecture is assumed as shown in Fig. 2. The two 128-bit input
operands, contain either 1 set of quadruple precision or 2 sets
of double precision operands. Based on the mode deciding con-
trol signal , the dual-mode architecture switched to ei-
ther quadruple precision or dual (two-parallel) double precision
computation mode ( : 1 QPMode, : 0 Dual DP
Mode). All the computational steps in QPdDP dual mode adder
are discussed below in detail.
The data-extraction, sub-normal, and exceptional handling
are shown in the Fig. 3. Based on the precision format, the sign,
exponent and mantissa parts of the operands are extracted for
both, the quadruple precision and double precision.
As appeared in Fig. 2 that the exponent portion of QP and
second DP (DP-2) operand are overlapped.
Fig. 3. QPdDP adder: Data extraction and subnormal handler.
Fig. 4. QPdDP adder: Comparator.
This scenario is used to share the resources related to
sub-normal, infinity, and NaN detection of QP and second
DP operands. The detection of sub-normals are shown in the
Fig. 3, which detects the zero value of corresponding exponent.
Similarly, the checks for infinity and NaN are handled
(which detects the maximum binary value of corresponding
exponent). After these exceptional checks the exponent and
mantissa are updated accordingly, as shown in Fig. 3. In com-
parison to only QP computation, this unit requires extra related
resources for first DP (DP-1) operands.
The dual-mode comparator unit for dual-mode QPdDP adder
is shown in Fig. 4. The comparator unit determines which
operand is large and which one is small. This unit is shared
among the QP and both DP operands. It is comprised of two
comparator units for both DPs operands, which generates
their corresponding comparison results. These DP results are
further combined to form QP comparison. The individual
“greater-than” and “equivalent” functions are designed using
following Boolean functions:
In terms of resources, this dual-mode comparator unit re-
quires similar resources as needed in only QP comparator, and
there is no area overhead in this unit.
The next computational unit in this architecture is the
Dual-Mode SWAP, which generates large sign (effectively
output sign-bit), small and large exponents, small and large
mantissas and effective operations (to be performed between
large and small mantissas). This computational unit is shown
in Fig. 5. For SWAP, in general to handle both DPs and QP, it
needs four 11-bit (for both DP exponents), two 15-bit (for QP
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Fig. 5. QPdDPAdder: SWAP—Large sign, exponent, mantissa, and operation;
right shift amount.
exponents), four 53-bit (for both DP mantissas) and two 113-bit
(for QP mantissa) SWAP components for all the computations
of this section. However, to minimize the swapping overhead,
the unified exponents, mantissas, and greater-than control
signals are generated by multiplexing either of the quadruple
precision or both double precision operands (as shown in
Fig. 5).
This is an important step included in the dual-mode QPdDP
architectural flow, which helps to design a tuned data-path com-
putation in later stages, with reduced multiplexing circuitry.
Using these unified exponents, mantissas and greater-than con-
trol signals, it requires only four 11-bit (for exponents) and four
64-bit (for mantissas) SWAP circuitry for entire processing. Ef-
fectively, it needs SWAP components slightly more than it re-
quires for only QP (only QP requires two 15-bit SWAP for ex-
ponents and two 113-bit SWAP for mantissas), along with extra
multiplexing circuitry needed to generate unified signals, how-
ever, facilitates the tuned data-path processing. Further, among
extra appended LSB ZEROs in mantissa multiplexing (for m1
and m2), 3-bit are for Guard, Round, and Sticky bit computa-
tions in rounding phase, and remaining can provide extended
precision support to the operands.
The basic functional component in SWAP unit is 2:1 MUX
(for unified data generation) and few xnor gates (for effec-
tive operation, OP). The 2:1 MUX is implemented using simple
Boolean logic as ( ). The contains man-
tissa of either large QP operand or both of large DP operands.
Similarly, contains small mantissas. Likewise, con-
tains large exponent, and contains small exponents, either
of QP or both DP operands.
Fig. 6. QPdDP dual mode dynamic right shifter (DRS).
Now, the small mantissa needs right shifting by the difference
of large and small exponents. The right shift amount for small
mantissas are determined using the component shown in Fig. 5.
In general, it requires two 11-bit subtractors for both double pre-
cision and one 15-bit subtractor for quadruple precision. How-
ever, because of effective multiplexing of operands in SWAP
section, it needs only one, a 22-bit subtractor. A subtraction of
unified large exponent and unified small exponent
will produce right shift amount either for quadruple precision
or for both double precision. For right shift amount, compared
to only quadruple precision, it requires extra resources for 7-bit
subtraction. Other processing in this section are bit-wise opera-
tions, and are done separately for all operands.
For right shifting of small mantissas of quadruple and both
double precision operands, a dual-mode dynamic right shifter
(DRS) is designed. TheQPdDP dual-mode dynamic right shifter
is shown in Fig. 6, which is used to right-shift the small man-
tissas of either QP or both DPs. The initial step in it right-shifts
the operand by 64-bit in case of QP mode with its true shift bit.
The later 6-stages in it works in dual mode, either for QP or for
both DPs operands. Each dual-mode stage contains two shifters
for each of 64-bit blocks, which right-shifts their inputs corre-
sponding to their shifting bit (either for quadruple or double pre-
cision). Each of the stage also includes one multiplexer which
selects between lower shifting output or their combination with
primary input to the stage, based on the mode of the operation.
The root functional component in this unit is 2:1 MUX which is
implemented with logic.
Further to the right shifting of small mantissas, the core op-
eration of mantissa addition/subtraction fall in the computa-
tional flow. The large mantissas and right-shifted small man-
tissas undergo addition/subtraction based on their effective op-
eration. This computation is performed in dual-mode using two
64-bit integer adder-subtraction unit (implemented using Carry-
look-ahead method), which individually works for each double
precision, and collectively works for quadruple precision com-
putation (as shown in Fig. 7). This unit generates the lower
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Fig. 7. QPdDP adder: Dual mode mantissa addition/subtraction.
Fig. 8. QPdDP dual mode mantissa SUM and LOD_in.
and upper parts of addition/subtraction separately. This com-
ponent requires effectively similar resources as present in only
QP adder.
The lower and upper mantissa addition/subtraction results
generated in previous unit combined in “Mantissa SUM and
LOD_in unit,” to provide the actual sum (either for QP or
both DPs), mantissa overflow, and the input for next level unit,
leading-one-detector (LOD). It requires a couple of 2:1 MUX
and OR-gates. This unit is shown in Fig. 8.
The mantissa sum now requires to check for any underflow,
which requires a leading-one-detector (LOD), and further a dy-
namic left shifter for mantissa. This situation occurs when two
very close mantissa undergoes subtraction operation. The LOD
requires to compute the left-shift amount. In present context,
the dual-mode leading-one-detector for QPdDP processing is
shown in Fig. 9. The input of LOD is either a QP LOD_in or
two DP LOD_in. The dual mode LOD is designed in a hierar-
chical manner (using basic unit of LOD_2:1, which consists of a
AND, OR and NOT gate), which leads to 64-bit LOD. It is com-
prised of two 64-bit LOD. The individual 64-bit LOD provides
left shift information for both DP operands, and collectively for
QP operand. It effectively requires resources equivalent to that
of only QP LOD.
The left shift amount, thus generated from LOD, is then
updated for sub-normal input cases (both sub-normal input
operands) and underflow cases (if left shift amount exceeds
or is equal to the corresponding large exponent). For both
sub-normal input operand case, the corresponding left shift is
forced to zero, and for the underflow case, the corresponding
left shift will be equal to corresponding large exponent decre-
mented by one. For the exponent decrements, one of the related
subtractor is shared for the QP and first DP, as done in the case
of computation of right shift amount. This becomes possible
because the required LSBs of are shared among the expo-
nents of QP and first DP. This exponent decrements requires
one 7-bit (shared for QP and a DP) and one 6-bit (for another
DP) decrement. All other computations, related to left shift
update need to be computed separately for QP and both DPs.
With true , both DPs' left shift are set to zero, and for
false the QP left shift is forced to zero.
The mantissa sum is then shifted left using a dual-mode dy-
namic left shifter (DLS) (Fig. 10). The basic concept for this ar-
chitecture is similar to the dual-mode dynamic right shifter, ex-
cept that there is change in the shifting direction. The first stage
Fig. 9. QPdDP dual mode leading-one-detector.
Fig. 10. QPdDP dual mode dynamic left shifter (DLS).
works in single mode only for QP shifting, and later 6-stages
works in dual-mode either for QP or both DP.
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TABLE I
RESOURCE SHARING IN QPDDPQSP ADDER SUB-COMPONENTS
Fig. 11. QPdDP dual mode 1-bit left shifter.
Fig. 12. ULP generation and QPdDP dual mode ULP addition.
The output of dual-mode DLS then undergoes 1-bit left
shifting (normalization), in-case of mantissa overflow in man-
tissa-addition. The dual-mode 1-bit left-shifter unit is shown in
Fig. 11. It either performs a 1-bit left shifting for QP mode, or
carries out 1-bit left-shifting for both DPs, with-respect-to their
corresponding mantissa overflow. The lowest functional com-
ponent required here is 2:1 MUX. The resource requirement
for this shifter-unit is similar to that of a only QP 1-bit shifter,
except two 1-bit 2:1 MUX.
The output from 1-bit left shifter is further processed for
rounding computation and ULP-addition (Fig. 12). In present
work, the round-to-nearest method is included, however, other
method can be included easily. The rounding ULP computa-
tions are done based on LSB precision bit, Guard bit, Round
bit, and Sticky bit. Here, the ULP computation is implemented
separately for each of QP and both DPs. However, the ULP-ad-
dition is shared among both, as shown in Fig. 12.
Parallel to above mantissa processing, in Exponent-up-
date unit, the exponents are updated for mantissa overflow
and mantissa underflow. In this, the large exponents need to
be incremented by one or decremented by left shift amount
. Since large exponent
either contains large QP exponent or both DPs expo-
nents, this update is shared for the QP and DP-1, by sharing
a subtractor, similar to left shift update computation. In effect
it requires a 15-bit shared subtractor and a 11-bit subtractor
for DP-2. Thus it needs an extra 11-bit subtractor for DP-2
processing, and a 7-bit multiplexer for left shift amount multi-
plexing for the shared subtractor, as an overhead over only QP
processing.
Finally, the exponents and mantissas are updated for under-
flow, overflow, sub-normal, and exceptional cases to produce
the final output, and each requires separate units for QP and both
DPs. For overflow, the exponent will be set to infinity and man-
tissa will be set to zero, and for underflow case exponent will
be set to zero and mantissa will take its related computed value.
The computed signs, exponents and mantissas of quadruple pre-
cision and both double precision are finally multiplexed to pro-
duce the final 128-bit output, which either contains a QP output
or two DP outputs. A qualitative resource sharing and overhead
of dual mode QPdDP over only QP adder is shown in Table I.
IV. CONFIGURABLE QUADRUPLE PRECISION/DUAL
(TWO-PARALLEL) DOUBLE PRECISION/QUAD
(FOUR-PARALLEL) SINGLE PRECISION (QPDDPQSP)
ADDER ARCHITECTURE
Based on the idea of proposed dual-mode adder architecture
and with further investigation, an architecture for QPdDPqSP
adder is proposed here to have a tri-mode multi-precision
adder computation. This architecture works in three modes:
Quadruple/Dual (Two-Parallel) Double/Quad (Four-Parallel)
Single Precision. This architecture is devised by, replacing
double precision components of the earlier dual-mode QPdDP
adder architecture, by a dual-mode DPdSP (double precision
with dual/two-parallel single precision) adder component. This
key idea, along with some related reconstruction, facilitates the
tri-mode operation. The computational flow of the QPdDPqSP
adder architecture is again based on the computational flow of
Algorithm 1.
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Fig. 13. QPdDPqSP adder: Input/output register format.
Fig. 14. QPdDPqSP adder: Data extraction and subnormal handler; com-
parator.
The input/output register for the tri-mode architecture is as-
sumed as shown in Fig. 13. The 128-bit input operands, contain
either 1 set of quadruple precision or 2 sets of double preci-
sion or 4 sets of single precision operands. Based on the two-bit
control signal , it can be dynamically switched
to either quadruple precision or dual double precision or quad
single precision mode as follows
All the computational steps in QPdDPqSP tri-mode adder are
discussed below with their architectural details.
Similar to QPdDP, in its data extraction unit, the sub-normal,
infinity and NaN checks are shared for QP, second DP and
fourth SP operands. It is also shared for first DP and second SP
(Fig. 14). The tri-mode comparator unit is also shown in Fig. 14,
which first compares all the SPs' operands, and then combines
them to produce for both DPs' operands comparison. The DPs'
comparator outcomes are combined to produce QP comparison
result. This unit effectively requires similar resources as in only
QP comparator.
The SWAP unit of QPdDPqSP adder architecture is shown
in Fig. 15. Based on the mode of the operation, it initially gen-
Fig. 15. QPdDPqSP adder: Swap: Large sign, exponent, mantissa, and opera-
tion; right shift amount.
erates effective unified “greater than” signals ( , , , and
). The exponents of QP, both DPs and all SPs are then multi-
plexed in to unified 32-bit exponents (first exponent) and
(second exponent). Each 8-bit of these and acts as SPs'
exponents, or each 16-bit acts as DPs' exponents, or it will act
for QP as a whole. Similarly, the mantissas are multiplexed in to
unified 128-bit and . These unified exponents and unified
mantissas helps to have a tuned data-path flow in the architec-
ture, and enables to minimize the multiplexing circuitry. Based
on the effective “greater than” signals ( , , , and ), uni-
fied exponents ( and ) and unified mantissas ( and ),
the small and large exponents, and small and large mantissas
are derived, which serves the purpose for either of QP or DPs
or SPs. Furthermore, the large sign and effective operation are
computed for each mode’s operands.
The next unit, also shown in Fig. 15, computes the right shift
amount for smaller mantissas. The shift amount is computed by
a 32-bit subtraction of unified large exponent and unified
small exponent . This serves the purpose for the right shift
amount of either of QP, or both DPs or all SPs, as shown in
Fig. 15.
The small mantissa is then right shifted by the tri-mode dy-
namic right shifter unit (Fig. 16). The first stage of this shifter
unit right shifts the input by 64-bit, and works for QP pur-
pose. The second stage works in dual mode fashion, as in case
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Fig. 16. QPdDPqSP tri-mode dynamic right shifter and mantissa add/sub.
Fig. 17. QPdDPqSP tri-mode leading-one-detector.
on QPdDP, either for both DP or collectively for QP. The re-
maining stages (stage 3–7) of this unit are formed by combining
the two dual mode stage of DPdSP shifter, which collectively
works in tri-mode, either for QP or both DPs or four SPs, based
on the effective mode of the operation. Fig. 16 further shows
the tri-mode mantissa addition/subtraction module. It uses four
32-bit add/sub units with control logic to accomplish this task.
By combining their outputs, this unit later generates the unified
effective mantissa addition/subtraction result and input
for the leading-one-detector, which contains the data
either for QP, or both DPs or all four SPs.
The is then fed in to the unifiedQPdDPqSP tri-mode
leading-one-detector, as shown in Fig. 17. The tri-mode LOD
contains two 64:6 LOD, each of which contains two 32:5 LOD.
The output of each 32:5 LOD gives the left shift amount for
each SPs, which combines to produce left shift amount for both
DPs and QPs. The same size LOD is effectively required to
accomplish the requirement of LOD for only QP computation.
The left shift amount is then updated for sub-normal input cases,
underflow cases (if left shift amount exceeds or equal to the
corresponding large exponent). The underflow case requires the
left shift amount equate to exponent decrement by one. Since the
large exponents for all mode is shared, the exponent decrement
is shared among the operands. One 7-bit decrement is shared for
QP, first DP and first SP, and one 6-bit decrement is shared for
second DP and third SP. Remaining SPs' decrements are done
separately.
Now, to shift the mantissa addition/subtraction result
by left shift amount, theQPdDPqSP tri-modedynamic left shifter
is used (as shown in Fig. 18). The working principle of tri-mode
dynamic left shifter is similar to that of tri-mode dynamic right
shifter. ItsfirststageworksforonlyQP,secondstageworks indual
mode(eitherforQPorbothDPs),andremainingstagesperformin
tri-mode (either forQPsorbothDPsorall fourSPs).
After left shifting of mantissa result, rounding is performed.
As in case of QPdDP, the ULP computation requires separate
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Fig. 18. QPdDPqSP tri-mode dynamic left shifter; 1-bit left shifter; and ULP addition.
units for each of QP, DPs and SPs as shown in Fig. 12. The ULP
addition is shared among all mode of the operation, as shown
in Fig. 18. Then each exponent is updated for corresponding
mantissa's overflow or underflow, which needs them to be either
incremented by one or decremented by left shift amount. This
portion is shared as discussed for left shift update. In the end,
final normalization, and, exponents and mantissas updates for
exceptional cases are performed, and output are multiplexed for
a 128-bit output for given mode of the operation. The resource
overhead of QPdDPqSP adder over only QP adder is shown in
the Table I.
The detailed implementation results of the dual mode QPdDP
and tri-mode QPdDPqSP adder architectures are shown in the
Section V. It also discusses the comparisons with the previous
work available in the literature, along with the improvements in
the proposed architectures.
V. IMPLEMENTATION RESULTS AND COMPARISONS
Both of the proposed dual-mode QPdDP and tri-mode
QPdDPqSP architectures are implemented and synthesized for
standard-cell based ASIC platform. Synthesis is performed
TABLE II
ASIC IMPLEMENTATION DETAILS
using the UMC90 nm technology, using Synopsys Design
Compiler. An architecture for QP only adder is also designed
(using similar data path computational flow) and synthesized
for area and delay overhead measurements. These architectures
are designed with four pipeline stages (as shown in Fig. 1).
Similar architectures for DP only and SP only adders also syn-
thesized, using same computational flow. The implementation
details are shown in Table II. Each module is synthesized with
the options of best possible clock-period, minimum-area, and
medium-effort for synthesis. Second pipeline stage in all the
architectures appears in critical path, and decides the clock-pe-
riod. The proposed architectures are functionally verified for 5
million random test cases in each mode, with different pairs of
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TABLE III
COMPARISON OF QPDDP ARCHITECTURE WITH RELATED WORK
,
in
Based on minimum size inverter
1 FO4 (ns) (Tech. in )/2
operands, like normal-normal, subnormal-normal, normal-sub-
normal, and subnormal-subnormal; all mixed with exceptional
cases.
The proposed dual-mode QPdDP adder architecture requires
approximately 17% more hardware resources and roughly
5.45% extra period than only QP adder. Furthermore, the pro-
posed QPdDP adder requires approximately 35.86% smaller
area when compared with the combination of a QP only and
two-units of DP only adder ((QP+2*DP-QPdDP)/(QP+2*DP)).
Similarly, the tri-mode QPdDPqSP adder architectures re-
quires roughly 19.78% extra hardware and 31.81% large pe-
riod when compared to corresponding only QP adder. However,
when compared with the combination of a QP only, two-units
of DP only and four-units of SP only adder, the QPdDPqSP
adder requires roughly 55.81% smaller area ((QP+2*DP+4*SP-
QPdDPqSP)/(QP+2*DP+4*SP)).
Literature contains very limited work on the dual-mode
QPdDP architecture, whereas the proposed tri-mode
QPdDPqSP adder architecture stands as a fresh proposal. A
comparison of dual-mode QPdDP architecture with previous
works is shown in Table III. The related information for
tri-mode QPdDPqSP architecture are also included in Table III,
to show its merit. The comparisons are carried out in terms
of % area and period/delay overhead over corresponding only
QP adder. This is to avoid different synthesis technologies of
earlier reported work. Moreover, the area is compared in terms
of gate-equivalent or scaled area equivalent, delay/period is
compared in terms of “Fan-Out-of-4” (FO4) delay parameter,
and a unified comparison of is performed, all
for a technology independent comparison. A. Akkas [15] has
proposed dual-mode architectures for QPdDP and DPdSP adder
with 250 nm technology. These architectures were presented for
two sets of pipelining: 3-stage pipeline and 6-stage pipeline. For
their QPdDP architecture with 3-stage pipeline they requires
15.3% more hardware and 14.12% more period than their only
QP design; and with 6-stage pipeline, the area-overhead is 14%
and period-overhead is 8.7%. Compared to this architecture, the
proposed QPdDP architecture has similar area-overhead, but
smaller delay-period overhead. Moreover, the
of proposed architecture is much smaller than QPdDP adder
of [15]. Furthermore, the architectures shown in [15] supports
computation of only normalized operands only, and it does
not support sub-normal operands computation and exceptional
case handling.
Similarly, [16] has proposed dual-mode DPdSP and QPdDP
adder architectures, with two pipeline versions, 3-stage and
5-stage pipelines. These architectures do not provide com-
putational support for sub-normal operands and without any
exceptional case handling. These were synthesized with 110 nm
standard-cell ASIC library. For its 3-stage pipeline QPdDP de-
sign it has 35.8% area-overhead and 18.65% period overhead,
however, for its 5-stage design the area-overhead is 27.31%
and period-overhead is 10.11%. Compared to this work, the
proposed dual-mode QPdDP architecture outperforms them
in terms of design overheads, as well as in terms of design
metrics: the area, period, and .
Thus, compared to previous works, the proposed dual-mode
QPdDP adder architecture has smaller area-overhead and
delay-overhead when compared to only QP adder. The proposed
QPdDP architecture shows an improvement of approximately
50% in terms of unified metrics product.
Furthermore, the proposed tri-mode QPdDPqSP architecture
also shows a promising design metrics, when compared to
dual-mode architectures, while being more computationally
strong. The proposed multi-mode architectures provides full
computational support to normal and sub-normal operands,
along with relevant exceptional case handling.
VI. CONCLUSIONS
This paper has presented two dynamically-configurable
multi-mode architectures for floating point adder, with
on-the-fly multi-precision support. The presented dual-mode
QPdDP and tri-mode QPdDPqSP architectures provides normal
and sub-normal computational support and exceptional case
handling. Both architectures are presented in fully pipelined
format, with 4-stages pipeline. The data path in both archi-
tectures has been tuned with minimal required multiplexing
circuitry. The individual components of the architectures have
been constructed for on-the-fly multi-mode computation, with
minimum required multiplexing. The dual-mode QPdDP adder
architecture needs approximately 17% more resources and
5.45% more delay-period than the QP only adder. Similarly,
the tri-mode QPdDPqSP adder architecture has approximately
20% area overhead and 32% delay overhead over QP only
adder. In comparison to previous works in literature, the
proposed dual-mode QPdDP design has approximately 50%
smaller product, and has smaller area and delay
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overhead when compared to only QP, and provide more compu-
tational support. Moreover, the proposed tri-mode QPdDPqSP
adder architecture stands as a fresh proposal, while showing a
promising design parameters when compared with dual-mode
QPdDP architectures. Our future work is targeted towards the
architectural exploration of multi-mode fused multiplier adder
(FMA) arithmetic unit.
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